Application Io Interface 1 MCQs

12 MCQs — Operating System MCQs (Page 1 of 2)

Practice Application Io Interface 1 MCQs with correct answers and explanations. These questions are from the Operating System MCQs section.

Attempt Application Io Interface 1 Quiz

Operating System Subcategories

Application Io Interface 1	Application Io Interface 2
Atomic Transactions	Basics
Classic Sync Problems	Communication Systems Bandwidth Transmission Medium
Cpu Scheduling	Cpu Scheduling 2
Cpu Scheduling Algorithms 1	Cpu Scheduling Algorithms 2
Cpu Scheduling Benefits	Critical Section Problem
Deadlock	Deadlock Avoidance
Deadlock Detection	Deadlock Prevention
Deadlock Recovery	Disk Management
Disk Scheduling 1	Disk Scheduling 2
Distributed File System	Distributed Operating System
Distributed Synchronization	File System 1
File System Allocation Methods 1	File System Allocation Methods 2
File System Allocation Methods 3	File System Concepts
File System Free Space Performance	File System Implementation
File System Interface Access Methods 1	File System Interface Access Methods 2
File System Interface Directory Structure 1	File System Interface Directory Structure 2
File System Interface Mounting Sharing	File System Interface Protection
File System Recovery	Inter Process Communication
Io Subsystem	Kernel Io Subsystems
Linux	Mass Storage Raid 1
Mass Storage Raid 2	Mass Storage Tertiary Storage
Memory Allocation 1	Memory Allocation 2
Memory Management	Memory Management Paging 1
Memory Management Paging 2	Memory Management Segmentation
Memory Management Swapping 1	Memory Management Swapping 2
Multi Threading Models	Multimedia System Compression 1
Multimedia System Compression 2	Multimedia System Compression 3
Multimedia System Cpu Disk Scheduling	Multimedia System Network Management
Network File System 1	Network File System 2
Network Structure Topology	Operating System
Process Control Block	Process Creation
Process Rpc	Process Scheduling Queue
Process Structures	Process Sync Monitors
Process Synchronization	Processes
Protection Access Matrix	Protection Concepts
Protection Memory Protection	Protection Revocation Access Rights
Robustness	Rtos
Secondary Storage	Security
Security Cryptography	Security Intrusion Detection
Security Program System Threats	Security System Facility
Security User Authentication	Semaphores 1
Semaphores 2	Swap Space Management
Threads	Threads Cancellation
Threads Fork Exec	Threads Pools
Threads Signal Handling	Threads Ult Klt
Two Port Network	Virtual Memory
Virtual Memory Demand Paging	Virtual Memory Frame Allocation
Virtual Memory Page Replacement Algorithms 1	Virtual Memory Page Replacement Algorithms 2
Virtual Memory Thrashing

A ____ a set of wires and a rigidly defined protocol that specifies a set of messages that can be sent on the wires.

A. Port
B. Node
C. Bus
D. None of the mentioned

Read more about this MCQ

When device A has a cable that plugs into device B, and device B has a cable that plugs into device C and device C plugs into a port on the computer, this arrangement is called a _________

A. Port
B. Daisy chain
C. Bus
D. Cable

Read more about this MCQ

The _________ present a uniform device-access interface to the I/O subsystem, much as system calls provide a standard interface between the application and the operating system.

A. Devices
B. Buses
C. Device drivers
D. I/o systems

Read more about this MCQ

A ________ is a collection of electronics that can operate a port, a bus, or a device.

A. Controller
B. Driver
C. Host
D. Bus

Read more about this MCQ

An I/O port typically consists of four registers status, control, ________ and ________ registers.

A. System in, system out
B. Data in, data out
C. Flow in, flow out
D. Input, output

Read more about this MCQ

The ______ register is read by the host to get input.

A. Flow in
B. Flow out
C. Data in
D. Data out

Read more about this MCQ

The ______ register is written by the host to send output.

A. Status
B. Control
C. Data in
D. Data out

Read more about this MCQ

The hardware mechanism that allows a device to notify the CPU is called _______

A. Polling
B. Interrupt
C. Driver
D. Controlling

Read more about this MCQ

The CPU hardware has a wire called __________ that the CPU senses after executing every instruction.

A. Interrupt request line
B. Interrupt bus
C. Interrupt receive line
D. Interrupt sense line

Read more about this MCQ

The _________ determines the cause of the interrupt, performs the necessary processing and executes a return from the interrupt instruction to return the CPU to the execution state prior to the interrupt.

A. Interrupt request line
B. Device driver
C. Interrupt handler
D. All of the mentioned

Read more about this MCQ

MCQs Menu

Past Papers